Abstract-High Voltage Converter Modulators (HVCM) offer significant performance advantages over conventional modulator technologies for long pulse applications. One of the key advantages of HVCM technology is the ability to compensate for capacitor bank droop. Achieving droop compensation without incurring significant additional switching loss has not been possible in existing designs. This paper presents an analysis of the "Y-point" variant of the HVCM topology using the Combined Phase and Frequency Modulation (CPFM) technique. This, combined with the addition of a 'lossless' snubber circuit, enables droop compensation while achieving soft switching over the entire pulse duration. The rise time and overshoot of the output voltage is optimised using an iterative extreme seeking algorithm. The optimisation reduces the rise time from 100μs to 50μs with no overshoot. This will lead to an increase in overall accelerator efficiency.
I. INTRODUCTION
The first generation of HVCMs were developed at Los Alamos National Laboratory for SNS at Oak Ridge. One of the problems encountered during development was that the Y-point of the high voltage transformer was subject to large voltage spikes caused by switching transients, which would eventually result in transformer insulation failure. The chosen solution to this problem was to connect the Y-point to the center point of the DC-link shown in Figure 1 . However, this connection changes the operation of the resonant circuit [1] so that the circuit is operating in resonant mode for less than 40% of the cycle. In this paper, the application of CPFM is analysed with the quazi-resonant operation of the 'Y-point' variant. An extremum seeking-based optimisation technique is used to "tune" the switching edges to enable very fast rise time without overshoot. Results are presented showing that a flat output pulse can be produced in the presence of significant DC-link voltage droop.
II. MODULATION SCHEMES FOR DROOP COMPENSATION
There are several different modulation techniques that can be used to control the output voltage of the HVCM for droop compensation, pulse shaping etc. as shown in [2] .
A. 'Dead Time' Modulation Proposed for SNS Prototype
For the first generation of HVCMs, the modulation scheme achieved output voltage control by varying the dead time period (all IGBTs OFF) of a fixed frequency waveform. One problem with this fixed frequency scheme is that it is impossible to maintain soft switching over the full range of operation. Another undesirable feature of the dead time scheme is that the H-Bridge output voltage is defined by the load during the dead time period and as a result energy can flow back into the DC-link, resulting in higher conduction losses. For this reason the dead time PWM droop compensation was abandoned [1] .
B. Combined Phase and Frequency Modulation
The Combined Phase and Frequency Modulation (CPFM) technique proposed in [2] achieves soft switching for all transitions over the duration of the pulse. However, the implementation of CPFM described in [2] cannot be directly applied to the first generation (Y-point) HVCMs because of the different modes of operation [1] for the two implementations. The circuit analysis for the Y-point HVCM variant is very different from that of the fully resonant topology presented in [2] . It can be shown that with the application of the CPFM method, soft switching can be achieved for all switching transitions and over the full operational range.
III. CIRCUIT ANALYSIS
The circuit analysis presented in [2] is not valid for the YPoint connected (SNS, KAERI) variant, a different approach must be used. The circuit used for analysis is shown in Figure 1 The assumptions for the analysis are as follows.
1) The current in the output filter choke is virtually smooth, hence it can be replaced by a current sink for analysis of value I o (where I o is the load current).
2) The voltages across C up and C low (output filter capacitors) are constant and equal. This value is denoted, such that the converter output is 2V . 3) Diodes are ideal with no voltage drop or capacitance.
(These effects can be included later if required). 4) Transformer resistance and core loss are neglected. 5) The IGBTs switch instantaneously and the soft switching capacitors are omitted. The analysis proceeds by identifying the modes of circuit operation, corresponding to the various different diode conduction patterns as in [1] . However, the modes are different from the ones described in [1] due to the CPFM. Figure 3 shows simulated waveforms with the different modes of operation.
Mode 1: This mode starts when the H-bridge switches from 0 to +E. To achieve soft switching this transition must coincide with the zero crossing of I a . As D1 and D2 are both OFF during Mode 1 L a & C a are free to resonate. V a undergoes a resonant reversal from −E toward 2E + V . However, when it reaches +V , diode D1 becomes forward biased and turns ON changing the circuit topology. This ends Mode 1. The voltage V a during Mode 1 is given by
The duration for Mode 1 is given by the solution to
For the circuit parameters and conditions considered, (E + V ) (E − V ), and Mode 1 always lasts for just more than 
The peak current drawn from the H-bridge (Î) occurs at the end of Mode 1 and can be calculated to bê
This represents the peak IGBT current reflected by the transformer turns ratio. Mode 2: This starts when V a reaches V and D1 turns ON. During Mode 2 the voltage across L a is (E a − V = E − V ) this causes the current I a to decrease linearly. Mode 2 ends when E a changes from +V to 0. The time T 2 is given by equation (5) 
Mode 3: This starts when E a changes from +V to 0. The voltage across L a is (E a − V = −V ) during Mode 3 so I a decreases linearly to zero. The duration of Mode 3 is defined as
To achieve soft switching the volt-second product across L a for half the switching period (T s ) must equal zero.
By substituting equations (1) - (8) into (9) and solving the integral the condition for Zero Current Switching (ZCS) of the lagging leg of the H-bridge can be rewritten
Meeting this condition sets the relationship between the switching frequency (f s ) and the phase shift between the two legs of the H-bridge (φ).
A. Phase and Freqency Relationship
We can equate P in = P out (assuming negligible losses). In steady state the power supplied by one phase is equal to 1 3 of the power supplied to the load.
By combining equations (1) - (11) and substituting V =
Vout 2
& E = NV dc , after some manipulation yields
where E = NV dc and the 12 constants
IV. UPGRADES TO HVCM PROTOTYPE
Soft switching capacitors were added to an existing HVCM prototype as shown on Leg B in Figure 1 . Further analysis for the determination of the required capacitor value is presented in [3] . As the prototype was not designed to work with CPFM the power circuit is suboptimal, but time and budget constraints did not allow for a complete rebuild. The unconventional layout of the H-bridge switch plate assembly made it impossible to mount the soft switching capacitors directly on the IGBT modules for minimum inductance. Instead, the soft switching capacitors are mounted above the gate drive boards and connected to the IGBTs using flat busbars in order to prove the above presented concept. In addition to the power circuit changes a new controller, based on the Texas Instruments TMS320F28335, has been added to produce the PWM for CPFM.
A. Rise Time Optimisation Using Extremum Seeking
Fast rise time leads to improved accelerator efficiency and increases the available power to the beam. Existing controller designs have relied on manual tuning of the start pulses to avoid overshoot. Using this 'staggered start' method the rise time was limited to around 100μs. An extremum seekingbased optimisation algorithm [4] was used to 'tune' the first six switching edges on each phase (24 parameters total) to achieve a rise time of 50μs with no overshoot. This method can also be employed to produce any pulse shape (within physical limitations). Details of the optimisation will be given in [5] .
V. RESULTS Figure 4 shows waveforms from the adapted HVCM prototype during a 3.5ms pulse. Looking at Figure 4 it can be seen that the pulse flat top is maintained while the DC-link voltage droops by 8%. The waveforms in Figure 5 show the soft switching of the IGBTs at the start and the end of the pulse.
VI. NEXT GENERATION HVCM
Since their installation many improvements have been made to improve the reliability of the HVCMs at SNS [6] . However, modulator technology would greatly benefit from a new generation of HVCMs designed using modern techniques and components. The new generation of HVCMs will benefit from the lessons learned at SNS and KAERI and inherently include new techniques such as CPFM, Planar DC-link bus & modular HV transformers. The new modular designs will be simpler to manufacture which will reduce the capital cost of HVCMs. The new techniques based on analytical analysis and parameter optimisations simplify and speed up the design process [7] . These significant changes in design are required to bring HVCM technology to the level of maturity that is required to fully exploit the potential benefits for accelerator facilities. Results from an adapted HVCM prototype show that CPFM can compensate for significant DC-link capacitor droop while maintaining a flat output pulse. Outlines of improvements to HVCM design for the next generation have been given. The inherent advantages and ongoing research into HVCM technology is rapidly bringing it to a level of maturity that makes it the logical choice for many long pulse applications.
